File Coverage

blib/lib/Verilog/VCD/Writer/Signal.pm

Criterion	Covered	Total	%
statement	30	30	100.0
branch	6	6	100.0
condition	4	6	66.6
subroutine	10	10	100.0
pod	0	1	0.0
total	50	53	94.3

<!--
/* default style sheet generated by perltidy */
body {background: #FFFFFF; color: #000000}
pre { color: #000000; 
      background: #FFFFFF;
      font-family: courier;
    } 

.c  { color: #000000;} /* comment */
.cm { color: #000000;} /* comma */
.co { color: #000000;} /* colon */
.h  { color: #000000;} /* here-doc-target */
.hh { color: #000000;} /* here-doc-text */
.i  { color: #000000;} /* identifier */
.j  { color: #000000;} /* label */
.k  { color: #000000;} /* keyword */
.m  { color: #000000;} /* subroutine */
.n  { color: #000000;} /* numeric */
.p  { color: #000000;} /* paren */
.pd { color: #000000;} /* pod-text */
.pu { color: #000000;} /* punctuation */
.q  { color: #000000;} /* quote */
.s  { color: #000000;} /* structure */
.sc { color: #000000;} /* semicolon */
.v  { color: #000000;} /* v-string */
.w  { color: #000000;} /* bareword */
-->

perltidy